systemverilog

A Practical Guide for SystemVerilog Assertions | 350 | Srikanth Vijayaraghavan, Meyyappan Ramanathan | 2005 | Springer | 0387260498 SystemVerilog language consists of three categories of features -- Design, Assertions and Testbench. Assertions add a whole new dimension to the ASIC verification...